in accordance with 37 C.F.R. §1.121(c)(1)(ii). Any claim not accompanied by a marked up version has not been changed relative to the immediate prior version, except that marked up versions are not being supplied for any added claim or canceled claim.

## **CLAIMS**

1. (Almended) Integrated circuitry comprising a capacitor comprising a first capacitor electrode, a second capacitor electrode and a high K capacitor dielectric region received therebetween; the high K capacitor dielectric region comprising a high K substantially amorphous material layer and a high K substantially crystalline material layer, the high K substantially amorphous material and the high K substantially crystalline material constituting different chemical compositions, the high K substantially crystalline material being received over the high K substantially amorphous material; and

wherein the high K substantially crystalline material layer is at least 70% crystalline and less than 90% crystalline.

4. The integrated circuitry of claim 1 wherein at least one of the first and second electrodes comprises elemental metal, metal alloy, conductive metal oxides, or mixtures thereof.

- 5. The integrated circuitry of claim 1 wherein at least one of the high K substantially amorphous material layer and the high K substantially crystalline material layer contacts at least one of the first capacitor electrode and the second capacitor electrode.
- 6. The integrated circuitry of claim 1 wherein the high K substantially amorphous material layer contacts at least one of the first capacitor electrode and the second capacitor electrode.
- 7. The integrated circuitry of claim 6 wherein the high K substantially amorphous material layer contacts only one of the first capacitor electrode and the second capacitor electrode.
- 8. The integrated circuitry of claim 1 wherein the high K substantially amorphous material layer contacts one of the first and second capacitor electrodes and the high K substantially crystalline material layer contacts the other of the first and second capacitor electrodes.

- 9. The integrated circuitry of claim 1 wherein the high K capacitor dielectric region is the only capacitor dielectric region received between the first and second capacitor electrodes, and consists essentially of the high K substantially amorphous material layer and the high K substantially crystalline material layer.
- 10. (Amended) The integrated circuitry of claim 1 wherein the high K substantially amorphous material layer is at least 98% amorphous.
- 11. The integrated circuitry of claim 1 comprising a semiconductor substrate, the capacitor being received at least partially over the semiconductor substrate, the high K substantially amorphous material layer being received between the semiconductor substrate and the high K substantially crystalline material layer.
- 12. The integrated circuitry of claim 11 wherein the semiconductor substrate comprises bulk monocrystalline silicon.

- 13. The integrated circuitry of claim 11 wherein at least one of the high K substantially amorphous material layer and the high K substantially crystalline material layer contacts at least one of the first capacitor electrode and the second capacitor electrode.
- 14. The integrated circuitry of claim 11 wherein the high K substantially amorphous material layer contacts at least one of the first capacitor electrode and the second capacitor electrode.

Please cancel claims 15-16.

- 56. The integrated circuitry of claim 1 wherein the high K substantially amorphous material layer is at least 70% amorphous.
- 57. The integrated circuitry of claim 1 further comprising a substrate supporting the first and second capacitor electrodes, and an insulative layer intermediate the substrate and the first and second capacitor electrodes.
- 58. The integrated circuitry of claim 57 wherein the insulative layer comprises an oxide layer.

- 59. The integrated circuitry of claim 57 wherein the insulative layer comprises silicon dioxide.
- 60. The integrated circuitry of claim 1 wherein the high K substantially amorphous material layer comprises a thickness in a range of about 20 Ångstroms to about 250 Ångstroms.
- 61. The integrated circuitry of claim 1 wherein the high K substantially crystalline material layer comprises a thickness in a range of about 20 Ångstroms to about 90 Ångstroms.
- 62. The integrated circuitry of claim 1 wherein the high K capacitor dielectric region comprises a thickness in a range of about 40 Ångstroms to about 500 Ångstroms.

who say

63. (Amended) Integrated circuitry comprising:

a substrate having an upper surface;

at least two gate structures laterally spaced from one another and formed over the upper surface of the substrate, the two gate structures having uppermost surfaces;

insulative material formed over the two gate structures and the upper surface of the substrate;

an opening formed in the insulative material between the two gate structures; and

a capacitor comprising:

a first electrode layer formed within the opening and having a portion most proximate and spaced from the upper surface of the substrate, the portion elevationally below the uppermost surfaces of the two gate structures;

a high K dielectric layer formed over the first electrode layer and within the opening; and

a second electrode layer formed over the high K dielectric layer.

64. The integrated circuitry of claim 63 wherein the high K dielectric layer has at least a portion comprising crystalline material.

- 65. The integrated circuitry of claim 63 wherein the high K dielectric layer has at least a portion comprising amorphous material.
- 66. The integrated circuitry of claim 63 wherein the high K dielectric layer comprises a portion of amorphous material and a portion of crystalline material.
- 67. The integrated circuitry of claim 63 wherein the high K dielectric layer comprises an amorphous layer adjacent the first electrode layer and a crystalline layer adjacent the second electrode layer.
- 68. The integrated circuitry of claim 63 wherein the high K dielectric layer comprises a crystalline layer adjacent the first electrode layer and an amorphous layer adjacent the second electrode layer.
- 69. (Amended) The integrated circuitry of claim 63 wherein the high K dielectric layer has at least a portion comprising greater than 70% and less than or equal to 98% crystalline material.

Coveld 4

- 70. (Amended) The integrated circuitry of claim 63 wherein the high K dielectric layer has at least a portion comprising greater than 70% and less than or equal to 98% amorphous material.
- 71. The integrated circuitry of claim 63 wherein the opening comprises a trench.
- 72. The integrated circuitry of claim 63 wherein the second electrode layer is formed within the opening.

Please add the following new claims:

## New Claims

- 73. (New) The integrated circuitry of claim 63 further comprising a conductive region intermediate the first electrode layer and substrate, the conductive region electrically connecting the first electrode layer and substrate.
- 74. (New) The integrated circuitry of claim 73 wherein the conductive region comprises conductive polysilicon.

9

75. (New) The integrated circuitry of claim 73 wherein the conductive region comprises a metal.

- 76. (New) The integrated circuitry of claim 73 wherein the conductive region comprises a metal compound and a conductive barrier layer material.
- 77. (New) The integrated circuitry of claim 73 wherein the conductive region comprises a material different than material of the first electrode layer.
- 78. (New) The integrated circuitry of claim 73 wherein the first electrode layer comprises a monolithic unitary material.
- 79. (New) The integrated circuitry of claim 63 wherein the first electrode layer comprises conductively doped polysilicon.
- 80. (New) The integrated circuitry of claim 1 wherein the high K substantially crystalline material layer is less than 80% crystalline.

10